

5Ω Max Ron, 4-/8-Channel $\pm 15V/12V/\pm 5V$ Multiplexers

ADG1408/ADG1409

Preliminary Technical Data

FEATURES

5Ω Max On Resistance
0.5Ω Max On Resistance Flatness
33 V Supply Maximum Ratings
Fully specified at ±15V/12V/±5V
3V Logic Compatible Inputs
Rail-to-Rail Operation
Break-Before-Make Switching Action
16-Lead TSSOP Packages
Typical Power Consumption (< 0.03 μW)

APPLICATIONS


Relay Replacement
Audio and Video Routing
Automatic Test Equipment
Data Acquisition Systems
Battery-Powered Systems
Sample-and-Hold Systems
Communication Systems

GENERAL DESCRIPTION

The ADG1408 and ADG1409 are monolithic CMOS analog multiplexers comprising eight single channels and four differential channels, respectively. The ADG1408 switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1, and A2. The ADG1409 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched OFF.

The ADG1408/ADG1409 are designed on an enhanced CMOS process that provides low power dissipation yet gives high switching speed and low on resistance. Each channel conducts equally well in both directions when ON and has an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All channels exhibit break-before- make switching action, preventing momentary shorting when switching channels. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A "1" LOGIC INPUT

PRODUCT HIGHLIGHTS

- 1. 5Ω Max On Resistance
- 2. 0.5Ω Max On Resistance Flatness
- 3. 3V Logic Compatible Digital Input $V_{IH} = 2.0V$, $V_{IL} = 0.8V$
- 4. 16 Lead TSSOP package

RevPrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

Preliminary Technical Data

TABLE OF CONTENTS

ADG1408/ADG1409—Specifications	Terr
Dual Supply3	Тур
Single Supply4	Test
Absolute Maximum Ratings	Out
ESD Caution	Ord
Pin Configurations (TSSOP) 8	

Terminology	9
Typical Performance Characteristics	10
Test Circuits	12
Outline Dimensions	15
Ordering Guide	16

REVISION HISTORY

ADG1408/ADG1409—SPECIFICATIONS

DUAL SUPPLY¹

Table 1. V_{DD} = +15 V \pm 10%, V_{SS} = -15 V \pm 10%, GND = 0 V, unless otherwise noted.

Parameter	+25°C	–40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V_{SS} to V_{DD}	V	
Ron	3			Ω typ	$V_D = \pm 10 \text{ V, } I_S = -10 \text{ mA}$
	4	5	5	Ω max	
Ron Flatness				Ω typ	$V_D = +10 \text{ V}, -10 \text{ V}$
	0.5			Ω max	
ΔR_{ON}	0.5			Ω typ	$V_D = +10 \text{ V}, -10 \text{ V}$
				Ω max	
LEAKAGE CURRENTS					
C 0551 1 (055)					$V_D = \pm 10 \text{ V}, V_S = -10 \text{ V};$
Source OFF Leakage I₅ (OFF)	±0.01			nA typ	Test Circuit 2
	±0.5	±2.5	±50	nA max	±0.5
Drain OFF Leakage I _D (OFF)					$V_D = \pm 10 \text{ V}; V_S = \pm 10 \text{ V};$
ADG1408	±1	±100	±100	nA max	Test Circuit 3
ADG1409	±1	±50	±50	nA max	
Channel ON Leakage ID, Is (ON)					$V_S = V_D = \pm 10 \text{ V};$
ADG1408	±1	±100	±100	nA max	Test Circuit 4
ADG1409	±1	±50	±50	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.0	2.0	V min	
Input Low Voltage, V _{INL}		0.8	0.8	V max	
Input Current					
lint or linh	±0.005			μA max	V _{IN} = V _{INL} or V _{INH}
		±0.5	±0.5	μA max	
C _{IN} , Digital Input Capacitance	5	_0.0	_0.0	pF typ	
DYNAMIC CHARACTERISTICS ²					
transition	80	120	120	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
THURSTION				3/P	$V_{S1} = \pm 10 \text{ V}, V_{S8} = \pm 10 \text{ V};$
		250	250	ns max	Test Circuit 5
Тввм	10	10	10	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
· 55	'		1	ns min	$V_S = 10 \text{ V}$; Test Circuit 6
ton(EN)	85	125	125	ns typ	$R_L = 300 \Omega C_L = 35 pF;$
15.1(_1.1)	150	225	225	ns max	$V_s = 5 \text{ V}$; Test Circuit 7
t _{OFF} (EN)	40	65	65	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
2011 (2.13)		150	150	ns max	$V_s = 5 \text{ V}$; Test Circuit 7
Charge Injection	20	.50	20	pC typ	$V_S = 0$ V, $R_S = 0$ Ω , $C_L = 10$ nF; Test Circus
OFF Isolation	75			dB typ	$R_L = 1 \text{ k}\Omega$, $f = 100 \text{ kHz}$;
Channel-to-Channel Crosstalk	85			dB typ	$V_{EN} = 0$ V; Test Circuit 9 RL = 1 k Ω , f = 100 kHz; Test Circuit 10
Total Harmonic Distortion, THD + N	0.002			% typ	$R_L = 600 \Omega$, 5Vrms; $f=20Hz$ to $20kHz$
-3dB Bandwidth	50			MHz typ	$R_L = 300 \Omega$, $C_L = 5 pF$; Test Circuit 10
					Test Circuit 10
C _s (OFF)	15			pF typ	f = 1 MHz
C _D (OFF)				' ''	f = 1 MHz

Parameter	+25°C	–40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ADG1408	100			pF typ	
ADG1409	50			pF typ	
C_D , $C_S(ON)$					f = 1 MHz
ADG1408	150			pF typ	
ADG1409	75			pF typ	
POWER REQUIREMENTS					$V_{DD} = +16.5V, V_{SS} = -16.5V$
I _{DD}	0.001			μA typ	Digital Inputs= 0 V or V _{DD}
		5	5	μA max	
I_{DD}	150			μA typ	Digital Inputs= 5 V
			300	μA max	
Iss	0.001			μA typ	Digital Inputs= 0 V or V _{DD}
		5	5	μA max	
I_{GND}	0.001			μA typ	Digital Inputs= 0 V or V _{DD}
		5	5	μA max	
I _{GND}	150			μA typ	Digital Inputs= 5 V
		5	300	μA max	

 $^{^1}$ Temperature ranges are as follows: B Version: -40°C to $+85^\circ\text{C}$; T Version: -40°C to $+125^\circ\text{C}$. 2 Guaranteed by design, not subject to production test.

SINGLE SUPPLY¹

Table 2. V_{DD} = 12 V V \pm 10%,, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 to V_{DD}	V	
Ron	6			Ωtyp	$V_D = 3 \text{ V}, 10 \text{ V}, I_S = -1 \text{ mA}$
	7	8	9	Ω max	
R _{ON} Flatness				Ω typ	$V_D = 3 \text{ V}, 10 \text{ V}, I_S = -1 \text{ mA}$
	1.5			Ω max	
ΔR_{ON}	0.5			Ω typ	$V_D = 3 \text{ V}, 10 \text{ V}, I_S = -1 \text{ mA}$
				Ω max	
Channel ON Leakage ID, IS (ON)					$V_S = V_D = 8 \text{ V/0 V};$
ADG1408	±1	±100	±100	nA max	Test Circuit 4
ADG1409	±1	±50	±50	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.0	2.0	V min	
Input Low Voltage, V _{INL}		0.8	0.8	V max	
Input Current					
linL or linh		±10	±10	μA max	$V_{IN} = 0$ or V_{DD}
C _{IN} , Digital Input Capacitance	8			pF typ	f = 1 MHz
DYNAMIC CHARACTERISTICS ²					
transition	130			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
					$V_{S1} = 8 \text{ V/0 V}, V_{S8} = 0 \text{ V/8 V};$
					Test Circuit 5
Тввм	10			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
			1	ns min	V _s = 5 V; Test Circuit 6
ton (EN)	140			ns typ	$R_L = 300 \Omega C_L = 35 pF;$
					$V_S = 5 V$; Test Circuit 7
t _{OFF} (EN)	60			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
					$V_S = 5 V$; Test Circuit 7
Charge Injection	5			pC typ	$V_S = 0 \text{ V, } R_S = 0\Omega, C_L = 10 \text{ nF;}$

Preliminary Technical Data

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
					Test Circuit 8
OFF Isolation	-75			dB typ	$R_L = 1 \text{ k}\Omega \text{ f} = 100 \text{ kHz};$
					V _{EN} = 0 V; Test Circuit 9
Channel-to-Channel Crosstalk	85			dB typ	$R_L = 1 \text{ k}\Omega, f = 100 \text{ kHz};$
					Test Circuit 10
Total Harmonic Distortion, THD + N	0.002			% typ	$R_L = 600 \Omega$, 5Vrms; $f=20Hz$ to $20kHz$
-3dB Bandwidth	50			MHz typ	$R_L = 300 \Omega$, $C_L = 5 pF$; Test Circuit 10
C _s (OFF)	15			pF typ	f = 1 MHz
C _D (OFF)					f = 1 MHz
ADG1408	100			pF typ	
ADG1409	50			pF typ	
C_D , C_S (ON)					f = 1 MHz
ADG1408	150			pF typ	
ADG1409	75			pF typ	
POWER REQUIREMENTS					V _{DD} = 13.2V
I_{DD}		1	1	μA typ	Digital Inputs= 0 V or V _{DD}
		5	5	μA max	
I_{DD}	150			μA typ	Digital Inputs= 5
			300	μA max	

¹ Temperature ranges are as follows: B Version: -40°C to +85°; T Version: -55°C to +125°.

DUAL SUPPLY¹

Table 3. V_{DD} = +5 V \pm 10%, V_{SS} = -5 V \pm 10%, GND = 0 V, unless otherwise noted.

Parameter	+25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V_{SS} to V_{DD}	V	
Ron	6			Ωtyp	$V_D = \pm 3.3 \text{ V, } I_S = -10 \text{ mA}$
	7	8	10	Ω max	
ΔR_{ON}	0.5			Ω max	V _D = +3.3 V, -3.3 V
LEAKAGE CURRENTS					
Source OFF Leakage Is (OFF)	±0.01			nA typ	$V_D = \pm 3.3 \text{ V}, V_S = -3.3 \text{ V};$
Source OFF Leakage is (OFF)	±0.01			ПА цр	Test Circuit 2
	±0.5	±2.5	±50	nA max	
Drain OFF Leakage I _D (OFF)					$V_D = \pm 3.3. \text{ V; } V_S = \pm 3.3 \text{ V;}$
ADG1408	±1	±100	±100	nA max	Test Circuit 3
ADG1409	±1	±50	±50	nA max	
Channel ON Leakage ID, IS (ON)					$V_S = V_D = \pm 3.3 \text{ V};$
ADG1408	±1	±100	±100	nA max	Test Circuit 4
ADG1409	±1	±50	±50	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.0	2.0	V min	
Input Low Voltage, V _{INL}		0.8	0.8	V max	
Input Current					
I _{INL} or I _{INH}	±0.005			μA max	V _{IN} = V _{INL} or V _{INH}
		±0.5	±0.5	μA max	
C _{IN} , Digital Input Capacitance	5			pF typ	
DYNAMIC CHARACTERISTICS ²					
transition		120	120	ns typ	$R_L = 300 \Omega, C_L = 35 pF;$

² Guaranteed by design, not subject to production test.

Parameter	+25°C	−40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
					$V_{S1} = \pm 10 \text{ V}, V_{S8} = \pm 10 \text{ V};$
		250	250	ns max	Test Circuit 5
Тввм				ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
			1	ns min	V _s = 5 V; Test Circuit 6
ton(EN)	85	125	125	ns typ	$R_L = 300 \Omega C_L = 35 pF;$
	150	225	225	ns max	V _s = 5 V; Test Circuit 7
t _{OFF} (EN)		65	65	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
		150	150	ns max	$V_S = 5 V$; Test Circuit 7
Charge Injection	20			pC typ	$V_S = 0$ V, $R_S = 0$ Ω , $C_L = 10$ nF; Test Circui 8
OFF Isolation	- 75		- 75	dB typ	$R_L = 1 \text{ k}\Omega$, $f = 100 \text{ kHz}$;
					V _{EN} = 0 V; Test Circuit 9
Channel-to-Channel Crosstalk	85		85	dB typ	RL = 1 kΩ, f = 100 kHz;
					Test Circuit 10
Total Harmonic Distortion, THD + N	0.002			% typ	$R_L = 600 \Omega$, 5Vrms; $f=20Hz$ to $20kHz$
-3dB Bandwidth	50			MHz typ	$R_L = 300 \Omega$, $C_L = 5 pF$; Test Circuit 10
					Test Circuit 10
C _s (OFF)	15			pF typ	f = 1 MHz
C _D (OFF)					f = 1 MHz
ADG1408	100			pF typ	
ADG1409	50			pF typ	
C_D , $C_S(ON)$					f = 1 MHz
ADG1408	150			pF typ	
ADG1409	75			pF typ	
POWER REQUIREMENTS					$V_{DD} = +16.5V$, $V_{SS} = -16.5V$
I_{DD}	0.001			μA typ	Digital Inputs= 0 V or V _{DD}
		5	5	μA max	
I_{DD}	150			μA typ	Digital Inputs= 5 V
			300	μA max	
I_{SS}	0.001			μA typ	Digital Inputs= 0 V or V _{DD}
		5	5	μA max	
I_{GND}	0.001			μA typ	Digital Inputs= 0 V or V _{DD}
		5	5	μA max	
I _{GND}	150			μA typ	Digital Inputs= 5 V
		5	300	μA max	

 $^{^1}$ Temperature ranges are as follows: B Version: -40°C to $+85^\circ\text{C}$; Y Version: -40°C to $+125^\circ\text{C}$. 2 Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS¹

Table 4. Absolute Maximum Ratings ($T_A = 25$ °C, unless otherwise noted.)

otherwise noted.)	
Parameter	Rating
V _{DD} to V _{SS}	36 V
V _{DD} to GND	–0.3 V to +25 V
V _{SS} to GND	+0.3 V to −25 V
Analog, Digital Inputs ²	V_{SS} – 0.3 V to V_{DD} + 0.3V or 20 mA, Whichever Occurs First
Continuous Current, S or D	30 mA
Peak Current, S or D	
(Pulsed at 1 ms, 10% Duty Cycle max)	100 mA
Operating Temperature	
Range	
Industrial (B Version)	−40° C to +85°C
Automotive (Y Version)	–40° C to +125°C
Storage Temperature Range	−65° C to +150°C
Junction Temperature	150°C

Parameter	Rating
TSSOP Package, Power Dissipation	450 mW
θ_{JA} , Thermal Impedance	150.4°C/W
θ_{JC} , Thermal Impedance	50°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

¹ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



² Overvoltages at A, EN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

PIN CONFIGURATIONS - TSSOP




Figure 1. Pin Configurations - TSSOP

Table 5. ADG408 Truth Table

A2	A1	A0	EN	ON SWITCH
Χ	Χ	Χ	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

Table 6. ADG409 Truth Table

			ON SWITCH
Al	A0	EN	PAIR
Χ	Χ	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

Preliminary Technical Data

TERMINOLOGY

V_{DD} Most positive power supply potential.

Vss Most negative power supply potential in dual supplies. In single supply applications, it may be connected to ground.

GND Ground (0 V) reference.

R_{ON} Ohmic resistance between D and S.

 $\begin{array}{lll} \Delta R_{ON} & \text{Difference between the R_{ON} of any two channels.} \\ I_S (OFF) & \text{Source leakage current when the switch is off.} \\ I_D (OFF) & \text{Drain leakage current when the switch is off.} \\ I_{D,} I_S (ON) & \text{Channel leakage current when the switch is on.} \end{array}$

 V_D (vs) Analog voltage on terminals D, S.

 C_S (OFF) Channel input capacitance for OFF condition. C_D (OFF) Channel output capacitance for OFF condition.

C_D, C_S (ON) ON switch capacitance.
Cl_N Digital input capacitance.

 t_{ON} (EN) Delay time between the 50% and 90% points of the digital input and switch ON condition. Delay time between the 50% and 90% points of the digital input and switch OFF condition.

Delay time between the 50% and 90% points of the digital inputs and the switch ON condition when switching from

transition one address state to another.

topen OFF time measured between the 80% point of both switches when switching from one address state to another.

 $\begin{array}{lll} V_{\text{INL}} & & \text{Maximum input voltage for Logic 0.} \\ V_{\text{INH}} & & \text{Minimum input voltage for Logic 1.} \\ I_{\text{INL}} \left(I_{\text{INH}} \right) & & \text{Input current of the digital input.} \end{array}$

I_{DD} Positive supply current.I_{SS} Negative supply current.

Off Isolation A measure of unwanted signal coupling through an OFF channel.

Charge Injection A measure of the glitch impulse transferred from the digital input to the analog output during switching.


Bandwidth The frequency at which the output is attenuated by 3dBs.
On Response The Frequency response of the "ON" switch.

THD + N The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

TPC 1. On Resistance as a Function of VD(VS) for for Single Supply TPC 4. On Resistance as a Function of VD(VS) for Different Temperatures, Single Supply

TBD


TPC 2. On Resistance as a Function of VD(VS) for Dual Supply



TBD

TPC 3. On Resistance as a Function of VD(VS) for Different Temperatures,

Single Supply



TPC 5. On Resistance as a Function of VD(VS) for Different Temperatures,

TPC 6. Leakage Currents as a Function of V_D (V_S)

TBD

TPC 7. Leakage Currents as a function of Temperature

TBD

TPC 8 Supply Currents vs. Input Switching Frequency

TBD

TPC 9 . Charge Injection vs. Source Voltage

TBD

TPC 10. TON/TOFF Times vs. Temperature)

TBD


TPC 11 Off Isolation vs. Frequency

TBD

TPC 12 Crosstalk vs. Frequency


TBD

TPC 13. On Response vs. Frequency




TPC 14. THD + N vs. Frequency


TEST CIRCUITS




Test Circuit 1. On Resistance
Figure 2. Test Circuit 1. On Resistance



Test Circuit 2. I_S (OFF)
Figure 3. Test Circuit 2. I_S (OFF)




Test Circuit 3. I_D (OFF) Figure 4. Test Circuit 3. I_D (OFF)



Test Circuit 4. I_D (ON)

Figure 5. Test Circuit 4. I_D (ON)



Test Circuit 5. Switching Time of Multiplexer, t_{TRANSITION}

Figure 6. Test Circuit 5. Switching Time of Multiplexer, $t_{TRANSITION}$




Figure 7. Test Circuit 6. Break-Before-Make Delay, t_{OPEN}




Figure 8. Test Circuit 7. Enable Delay, ton (EN), toff (EN)




Figure 9. Test Circuit 8. Charge Injection





Figure 10. Test Circuit 9. OFF Isolation



Test Circuit 10. Channel-to-Channel Crosstalk

Figure 11. Test Circuit 10. Channel-to-Channel Crosstalk

OUTLINE DIMENSIONS

16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)

Dimensions shown in millimeters




Figure 12. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)

Preliminary Technical Data

ORDERING GUIDE

Model	Temperature Range	Package Option ¹
ADG1408BRU	−40°C to +125°C	RU-16
ADG1409BRU	−40°C to +125°C	RU-16

¹ RU = Thin Shrink Small Outline Package (TSSOP)